Leakage Power Reduction in Multicore Chips via Online Decap Modulation

Leilei Wang and Pingqiang Zhou, Leakage Power Reduction in Multicore Chips via Online Decap Modulation, in China Semiconductor Technology International Conference (CISTIC), March 2016.

(Best Student Paper Nomination)

Abstract: The decap leakage constitutes a significant part of total leakage in multicore processors. Leaking decap is widely used in chips to provide transient power to function blocks, and the amount of decap placed over multicore chip is determined by the worst case at design time. Considering that the decaps do not have to be kept 100% “on” when the chip is running workloads, in this paper we propose an ideal online approach to adapt the percentage of “on” capacitance in the decaps to the dynamic need of the core loads, and therefore to reduce the leakage power consumption in the chip. Our approach is based on the equivalent resistance model of the power sources (power supply pins and local decaps) and the core loads, and a novel fast algorithm is developed to determine the required amount of decap at runtime. Results on a set of multicore test cases show that our approach can achieve up to 48% saving indecap leakage.

About the conference:  CISTIC, http://www.semiconchina.org/article_1829_818.htm

CISTIC is one of the largest and the most comprehensive annual semiconductor technology conferences in China. It is organized by SEMI and IEEE-EDS , co-organized by ICMTIA, and co-sponsored by ECS, MRS and the China Electronics Materials Industry Association. The conference covers all aspects of semiconductor technology and manufacturing, including devices, design, lithography, integration, materials, processes, and manufacturing, as well as emerging semiconductor technologies and silicon material applications.